24,089
edits
Ethanbrice (talk | contribs) mNo edit summary |
No edit summary |
||
Line 1: | Line 1: | ||
{{Academy-Engineering}} | {{Academy-Engineering}} | ||
The '''main computer''' is probably the most important operational element of a starship next to the crew. The computer is directly analogous to the autonomic nervous system of a living being, and is responsible in some way for the operation of every other system of the ship. | |||
The main computer is probably the most important operational element of a starship next to the crew. The computer is directly analogous to the autonomic nervous system of a living being, and is responsible in some way for the operation of every other system of the ship. | |||
Crew interface for the main computer is provided by the [[LCARS|Library Computer Access and Retrieval System]] software (LCARS). It provides both keyboard and verbal interface ability, incorporating highly sophisticated artificial intelligence routines and graphic display organization for maximum crew ease-of-use. | Crew interface for the main computer is provided by the [[LCARS|Library Computer Access and Retrieval System]] software (LCARS). It provides both keyboard and verbal interface ability, incorporating highly sophisticated artificial intelligence routines and graphic display organization for maximum crew ease-of-use. | ||
==Computer Cores== | ==Computer Cores== | ||
The heart of the main system is a set of three main processing cores. Any of these cores is able to handle the primary operational computing load of the entire vessel. Two of these cores are located near the center of the Primary Hull under the Engineering Hull. Each main core incorporates a series of miniature subspace field generators, which creates a symmetrical field distortion of 3350 millicochranes within the faster-than-light core elements. This permits the transmission and processing of optical data within the core at rates significantly exceeding lightspeed.The two main cores in the Primary Hull run in parallel clock-sync with each other, proceeding 100% redundancy. In the event of any failure in either core, the other core is able to instantly assume the total computing load for the ship with no interruption, although some secondary and recreational functions may be suspended. The third core, located in the engineering hull, serves as a backup to the first two. Core elements are based on faster-than-light nanaprocessor units arranged into optical translator clusters of 1,025 segments. In turn, clusters are grouped into processing modules composed of 256 clusters controlled by a bank of sixteen isolinear chips. Each core comprises seven primary and three upper levels, each level containing an average of four modules. | <gallery widths="300px" heights="300px"> | ||
File:Computercore.jpg|Computer core components | |||
File:Computercores.jpg|Two of the three cores within a ''Galaxy'' class starship | |||
</gallery> | |||
The heart of the main system is a set of three main processing cores. Any of these cores is able to handle the primary operational computing load of the entire vessel. Two of these cores are located near the center of the Primary Hull under the Engineering Hull. Each main core incorporates a series of miniature subspace field generators, which creates a symmetrical field distortion of 3350 millicochranes within the faster-than-light core elements. This permits the transmission and processing of optical data within the core at rates significantly exceeding lightspeed. | |||
The two main cores in the Primary Hull run in parallel clock-sync with each other, proceeding 100% redundancy. In the event of any failure in either core, the other core is able to instantly assume the total computing load for the ship with no interruption, although some secondary and recreational functions may be suspended. The third core, located in the engineering hull, serves as a backup to the first two. Core elements are based on faster-than-light nanaprocessor units arranged into optical translator clusters of 1,025 segments. In turn, clusters are grouped into processing modules composed of 256 clusters controlled by a bank of sixteen isolinear chips. Each core comprises seven primary and three upper levels, each level containing an average of four modules. | |||
==Core Memory== | ==Core Memory== |